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1 INTRODUCTION AND MOTIVATION
Exascale-grade HPC systems require dramatic improvements in energy efficiency to provide an
unprecedented performance level within a strict power envelope. This implies the use of advanced
CMOS technologies only a few nanometers wide (i.e. each logic gate may consist of few atoms).
Yet, device scaling comes together with a higher susceptibility to manufacturing process variations,
environmental conditions, radiation and aging [41]. While these effects may be lower than in
previous technologies at the transistor or singe-cell level [101], the reliability per area unit is
similar or lower in latest technology nodes [127]. These dependability concerns together with the
incredibly large number of electronic devices in future Exascale systems, puts reliability in par with
energy efficiency and performance as design considerations in current and future HPC systems. As
a consequence, Exascale systems will suffer dramatically higher fault rates [25, 93]. This is already
observable in Petascale systems as we will see in section 1.1.
In this scenario, classic error detection and correction mechanisms will fail to scale, since they
have been devised to deal with relatively low fault rates. Therefore, Exascale systems cannot rely
only on error detection and correction mechanisms acting once faults have happened, but need
instead effective ways to maximize applications survivability and, consequently, making the system
more efficient and predictable. Exascale systems will require ensuring reliable operation in the
presence of very high fault rates, including transient and permanent faults, steadily degrading
hardware while meeting stringent power constraints and achieving high performance.
1.1 Errors reported in HPC systems
Reliability has already been a concern for HPC systems for decades. As early as 2003, the Big Mac
Virginia Tech’s Advanced Computing facility failed to boot due to the high failure rate in non-ECC
protected memory [142]. The impact of radiation was later confirmed in 2009, when the Jaguar
supercomputer (number 1 in the Top500 list at that time) reported 350 ECC-corrected errors per
minute [142]. However, ECC is not enough to deal with increasing fault rates. For instance, the Titan
supercomputer at Oak Ridge National Lab recently reported a Mean Time Between Failure (MTBF),
due to detected uncorrectable errors (DUE) caused by radiation, of only 44 hours [168]. The previous
works provide DRAM-only errors, but an HPC system is susceptible to other sources (e.g. abnormal
execution time, software bugs, I/O errors) [60]. When considering all possible sources, [58] reported
a Mean Time To Interruptions (MTTI) of 3.5 days; and, [120] reported a 20x increase in failure rate
when an application moves from 10.000 to 22.000 CPU cores.
Reliability concerns affect not only supercomputers, but also data centers. For instance, a recent
study for Facebook data centers reveals that every month 3% of the servers experience errors
corrected in memory, whereas 0.03% of the servers experience DUE in DRAM memory [122]. Thus,
only memory errors, despite ECC protection, may make one out of every 3,000 servers to crash
every month with 2014-2015 technology. Moreover, even recoverable errors have a non-negligible
impact on performance [92]. More advanced technologies with higher susceptibility to radiation
and aging, the use of larger memories, as well as the effect of other semiconductor components,
such as processors and GPUs, can only lead to much higher hardware-related failure rates in the
future.
1.2 The need for reliability in HPC
Reliability has been acknowledged as a major roadblock for HPC applications in current supercom-
puters and data centers [25]. As reported in the last years, faults have already the power to cause
frequent issues in nowadays HPC systems despite existing means for fault tolerance [63]. In fact,
the reliability of HPC systems has recently gained particular attention [14, 93].
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In particular, the authors in [93] propose a methodology based on identifying patterns for
faults and errors. These patterns define a flow from detection to containment and recovery. The
methodology considers the full system stack and it is demonstrated for checkpoint-restore (for
process failures), process migration (for error avoidance) and DRAM errors (for soft-error resilience).
These works are orthogonal to ours. In this work, we focus on the hardware/middleware interactions
for HPC resiliency. At the hardware level, the already known reliability problems (e.g. process
variations, soft-errors) come along additional problems at different scales, such as thermal and
application timing issues.
1.2.1 Thermal issues. The increasing power density in post-Dennard chips increases on-chip
temperature. In turn, on-chip peak temperatures and thermal gradients increase silicon device
wear-out and they threaten the long-term reliability of chips (usually measured as Mean Time
To Failure -MTTF) [70]. Current techniques such as Dynamic Voltage and Frequency Scaling
(DVFS) or core turn-off can potentially reduce the system’s long-term reliability due to undesired
collateral effects such as thermal cycling [39]. In metallic structures, if the thermal cycle amplitude
increases from 10ºC to 20ºC, lifetime reliability can decrease up to 16x [38]. Furthermore, given
that performance is highly affected by thermal aspects, the operational frequency can decrease
more than 35% when working at 110ºC instead of at 60ºC [90].
The concerns above lead to the need for prediction-based (proactive) and emergency-based
(reactive) thermal management with the goal of reducing hot-spots and maintaining temperature
gradients within a 5ºC limit. Otherwise, the large number of chips in Exascale systems together
with highly heterogeneous thermal-related faults across chips (e.g. due to different utilization and
different process variations) will lead to highly unpredictable and frequent faults. Similarly, thermal
aspects also affect indirectly system performance. Namely, the vibrations induced by the fans may
have a noticeable impact on the IO throughput, and thus decrease the performance of data-sensitive
applications [29, 30]. One should underline that proper thermal management is crucial from the
perspective of system reliability and delivered quality of service.
1.2.2 Application timing issues. Corrected errors (CE) may have collateral effects in timing, thus
decreasing performance and QoS. Detected Unrecoverable Errors (DUE) impose the abnormal
termination of applications and potential system reboots, which may lead to increased operational
costs and lower end user satisfaction. Finally, Silent Data Corruption (SDC) can be even more
challenging than DUE since failures remain unnoticed, which may have catastrophic consequences
depending on the type of application where they occur, since HPC applications are nowadays
widespread in financial, engineering and scientific domains among others.
Applications have also shown high susceptibility to correctable errors in data centers depending
on themeans set to log those errors [78]. In particular, owners of data centers need to log information
related to errors to diagnose systematic failures and replace faulty (or error prone) components.
However, as shown in [78], a fault rate of 4 errors per second is enough to increase execution time
of HPC applications by 2.5x and decrease the quality-of-service (QoS) of web-based applications by
100x. Larger memories and advanced CMOS technologies can only worsen this trend.
A number of operations are intrinsically resilient to faults due to their heuristic nature or due to
the characteristics of their output, so that upon a fault, the impact may be a slower convergence
towards the solution, or a degradation of the output that, although different from the golden (i.e.
error free) output, is semantically equivalent or sufficiently good. For instance, a fault altering
the temperature or humidity of a data point in a large matrix used for weather forecasting, has
negligible effects at the scale at which weather is forecast. In the particular case of HPC applications,
this effect has been studied for multiple solvers [22, 23, 26, 66]. Therefore, although an increasing
fault rate challenges correct execution of applications and/or their performance, some faults, even
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Fig. 1. Fundamental chain of dependability threats
if uncorrectable, may be naturally tolerated for some applications. This has particular relevance
in HPC systems where a single failure may impact the execution of an application running for
many hours on a large set of computing resources, thus making full re-execution unaffordable and
yielding ineffective rollback (e.g. checkpointing) if errors are frequent. In this context, ignoring
some faults may be a suitable solution.
1.3 Summary
Increased fault rates in future HPC systemswill naturally lead to higher CE, DUE and SDC rates, thus
causing unacceptable impact in performance, QoS, and operational costs, apart from unforeseeable
consequences due to SDC. Therefore, error detection and correction techniques, while still needed,
will not be enough to deal with increased fault rates. In this context, solutions to mitigate fault
rates, and to keep temperature low and constant so that fault rates do not exacerbate, will be
needed to complement fault tolerance. In this paper, we specifically focus on solutions addressing
HPC systems. While some of these approaches may be applicable to conventional data centers,
the uniqueness of the HPC infrastructure requires its own analysis and particular solutions -as
we will see in short. We first review the state of the art on relevant fault models for HPC systems
(Section 2), fault prediction techniques (Section 3), and error detection and correction techniques for
HPC systems (Section 4), putting all techniques in perspective with forthcoming HPC challenges.
Finally, we provide some future directions for research and summarize this work in Section 5.
2 FAULT TAXONOMY ANDMODELS FOR HPC
The introduction of the generic term dependability was probably the first attempt to introduce
“a global concept that contains the attributes of reliability, availability, safety, maintainability,
etc” [11]. In 1980, a joint committee on “Fundamental Concepts and Terminology” was formed by
the IEEE Computer Society and the IFIP WG 10.4 [110]. The committee published in 1992 a book
named Dependability: Basic Concepts and Terminology [109, 111]. In this work, we will follow their
terminology. Specially significant is the distinction between fault, error and failure. As defined in
[11],”the fundamental chain of dependability and security threats” is shown in Figure 1.
For instance, at circuit level faults occur due to many reasons (e.g. electromagnetic interference)
and create a wrong transient or permanent state in combinational or sequential elements. Eventually,
a fault may be activated by making it visible somehow at the output of the circuit (e.g. output latch)
thus becoming an error. This could be the case of a particle strike (fault) that creates a glitch in an
internal signal of an adder. If such signal determines the output of the adder, it becomes an error.
Eventually, if such error is not managed properly (e.g. it is not detected), it can be propagated until
becoming a failure at the specific scope (e.g. at microarchitectural level). For instance, the adder may
deliver a wrong result for an instruction of the program. Such failure may be perceived as a fault at
a coarser scope. For instance, such wrong value may only be used to be compared against another
value and the output of the comparison is not changed, thus masking the fault at software level, or
such fault may be propagated to the visible output of the program, thus potentially becoming a
failure at a more general scope.
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Fig. 2. Failure modes according to their domain
As classified in [11] from the failure domain viewpoint, one can distinguish between:
• “Content failures. The content of the information delivered deviates from the golden (non-
faulty) execution.”
• “Timing failures. The arrival time or the duration of the execution deviates from the non-faulty
execution.”
These definitions can be specialized (i.e. content can be numerical, alphanumerical or any other
(e.g., color), and a “timing failure” can be early, late or simply not complete after a given time
threshold). When both timing and content are incorrect, failures can be classified as:
• “Halt if the service is halted (the external state becomes constant, or the system activity is
not perceptible). “
• “Erratics or degradation. The system responds but it is erratic or under-performing.”
Figure 2 summarizes the service failure modes with respect to the failure domain viewpoint.
Merging the previous classification, many recent works encapsulate both timing and/or content
errors in the following categories:
• Silent Data Corruption (SDC). No error is detected but data (application code and/or application
data) is corrupted. No change in timing is observed.
• Detected Unrecoverable Error (DUE). An error is detected (in data and/or timing) but it cannot
be corrected.
• Corrected Error (CE). An error, either explicitly detected or not, is corrected so that content
and timing are recovered.
2.1 HPC specific requirements
HPC centers have some specific requirements that are not present in conventional data centers. For
instance, in data centers, the business will define the Tier level of the infrastructure. To the contrary,
HPC data centers require a differentiated approach to maximize scientific output while minimizing
operational and capital expenses. This requires a detailed analysis of the services/applications
provided and customer profiles. Different applications or customer groups may require different
levels of redundancy and reliability. System designers and managers must trade-off availability
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against the cost of potential failures. Another difference between HPC and data centers is the power
density of a rack. In a conventional data center, it varies between less than 1kW up to 6kW, whereas
HPC centers deal with much higher densities. It is not unusual to find machines, currently in the
market, consuming over 30kW per rack [183]. Consequently, in this survey, we focus solely on
HPC centers and solutions.
Overall, lower power is desirable for cost reasons, as well as lower temperature. This, in fact,
allows us to reduce cooling costs, with direct benefits in terms of infrastructure reliability and
reduction of power needed to feed the cooling system. However, the need for increasing performance
in HPC systems would reallocate any potential power saving or temperature reduction to increase
computational power.
As the HPC centers get larger, the probability of errors increases proportionally to the number
of components. This is particularly true as technology integration grows, thus using smaller
devices (e.g. gates and wires), which are subject to increasing current densities at relatively high
temperatures. Accordingly, those devices experience higher stress as the silicon technology shrinks.
Therefore HPC centers need to deploy suitable monitoring, prevention and recovery tools to keep
their systems operational.
2.1.1 Energy and Power modelling. There are now several extensive research efforts focusing
exclusively on power and energy models and techniques for the processors composing these
extreme-scale computing systems. In [131], the authors summarize these research efforts with
a special focus on predictive power and energy models with an emphasis on node architecture
(considering CPUs, GPUs, Intel Xeon Phis and FPGAs). While [131] presents power- and energy-
related analytical models for high-performance computing systems and applications, [43] focuses
more on methods and tools as well as whole simulation environments that can make use of such
models. Without power and energy models, it is not possible to perform thermal modeling and,
thus, model the reliability aspects which are described in the next section.
2.1.2 Thermal aging and reliability. Bias Temperature Instability (namely, BTI), is a degradation
effect that changes the threshold voltage of CMOS transistors, and has been regarded as one of the
most relevant aging effects in CMOS technology [163]. From a technological perspective, the BTI
occurs when, under a constant gate voltage, a stress in temperature (i.e. increasing temperature
from ambient to 200◦C) results in charges being trapped in the transistor gate oxide and reduces
the voltage threshold of transistors [67]. These variations affect the switching characteristics of
transistors and, therefore, the maximum frequency under which the circuit can work [157].
The BTI effect causes two main components: (i) a non-permanent effect that disappears once the
system is switched off, and (ii) a semi-permanent effect that increases the effect of the previous one
as the system ages. This partially-recoverable nature of BTI poses some interesting challenges for
the power/thermal/performance management of circuits as the duration of sleeping periods can
impact BTI degradation and the overall system’s reliability. Recent work shows the importance of
the impact of temperature transients on BTI [65], whereas the previous observation implies that
taking into account both, application characteristics and transient temperature on BTI modeling, is
of utmost importance. This has been mostly analyzed at the circuit, but also chip level [28]. Yet,
there start to be efforts to evaluate physical effects at the data center level [104], but limited to
electromigration in the power delivery network.
Observation 1. While application and circuit-level concerns have been kept separated in
HPC, thermal effects on reliability call for the investigation of the impact of applications
on temperature, as well as for appropriate techniques to minimize thermal transients with
negligible impact on performance.
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2.1.3 Thermal modeling and reliability in heterogeneous reconfigurable systems. One of the most
important challenges brought by current heterogeneous and reconfigurable systems is thermal
modeling. As pointed out in [70]: “In traditional high-performance CPUs, the knowledge of the
chip floorplan allows to identify, at design time, the hot-spots. However, this is not feasible if the
system is equipped with reconfigurable fabrics (e.g. FPGAs) for application-specific acceleration
purposes. The thermal behavior will depend on actual accelerators used, which are unknown
during the design phase”. As a result, the development of thermal and reliability-aware policies
comes at the cost of either exploring a large variety of reconfigurable fabrics utilizations, or shifting
thermal evaluation from the chip design phase to the end-user application development phase
or the run-time system. In this context, thermal simulators as 3D-ICE [155] provide a solid base
for runtime monitoring, prediction, and managing of the cooling mechanisms in an HPC context.
Similarly, recent proposals point in the direction of mixed design-time/run-time models, enabling
proactive thermal and reliability techniques for both conventional multicores and heterogeneous
systems [99].
However, considering only the chip might not be sufficient to model the overall system thermal
efficiency, especially in terms of HPC. Thus, there is a need to evaluate how the thermal behavior
of the chip affects the whole infrastructure. This process starts from the computing node where
it belongs, through the rack and runs up to the whole server room including cooling equipment.
To this end, one should consider the power and thermal states of the resources in the HPC center
hierarchy and their mutual impact to get the full overview of the HPC system at hand. In this context,
simulators such as DCworms [106], that allows incorporating thermal and cooling models for the
purpose of computing infrastructure simulations, can be applied to study the scalability of proposed
solutions and overall performance and energy gains. The authors in [6, 42, 134] addressed this
issue by providing power models for both computing and non-computing equipment. In [40], these
models [42] were used to study the energy efficiency of the data centers for different workloads and
management policies. The M2DC project [132] also took advantage of thermal models in developed
heterogeneous servers with energy-aware fan management and providing them the power capping
functionality. In particular, adopting thermal models for predicting CPU temperatures enabled
proactive fan management (i.e. smooth changes in fan speed). The motivation is the fact that
the proper thermal management does not only reduce energy costs but it also can increase the
server’s lifetime and performance, including the performance of running applications [29]. The
same approach can be applied at the HPC center level as the cooling efficiency factors, like the
coefficient of performance, are highly dependent on the measured temperatures. It must be noted
that reliability and efficiency require -sometimes- opposite measures at the HPC center level. For
example, higher room temperature leads to lower cooling costs allowing even free cooling scenarios,
especially for Direct Liquid Cooling (DLC) that enables high temperature of coolant. However,
this approach may have negative effect on reliability both at the chip level (degradation caused by
high temperature operation) and the whole HPC system (shorter operation time in case of cooling
system failure). Thus, a trade-off between reliability and efficiency must be carefully balanced in
future Exascale systems.
Observation 2. Thermal modelling is no longer a chip design phase concern to be evaluated
just once. Instead, the use of reconfigurable fabrics calls for new approaches based on the
run-time thermal models to optimize cooling solutions and application performance. A careful
trade-off between reliability and efficiency must be found using thermal/cooling models for
whole HPC/datacenter systems.
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2.1.4 Timing requirements in HPC. Focusing on timing requirements, in the last years it is possible
to notice an increasing trend of emerging HPC applications that need strict timing requirements,
that are typical of embedded systems. In fact, soft real-time guarantees, intended as average Quality
of Service (QoS) control, may be insufficient for certain classes of applications, such as natural
disaster prediction algorithms, medical software, and real-time video transcoding tools [69, 135].
However, existing timing analysis tools delivering a certain degree of guarantees are intended
for relatively simple systems and execution scenarios with limited parallelism [2, 179]. Instead,
HPC platforms build upon high-performance CPUs able to run tens of threads simultaneously
with unobvious interactions among them, thus challenging current practice for (worst-case) timing
analysis [143].
Observation 3. Techniques for the estimation of the Worst-Case Execution Time (WCET)
used in the embedded domain, where platforms and execution models are simple, need to be
scaled up to the challenge of executing parallel applications on large-scale high-performance
systems due to the increasing need for timing guarantees in HPC.
2.1.5 Network capabilities. In order to accommodate current HPC workloads, data center intercon-
nects need to be “scalable, efficient, fault tolerant and easy-to-manage” [76]. A probe of this fact lays
out in the number of architectures proposed in literature to improve scalability and performance in
data center networks [5, 44, 79, 80, 113]. However, the issue of reliability has not been addressed to
the same extent and the majority of studies have focused on understanding the impact of network
failures on system operation [76, 100, 105]. These works collect events from network logs with the
goal of analyzing and characterizing different types of interconnect faults and errors. However,
the analysis of recorded data is still challenging due to several aspects [76]. The most remarkable
issue is the inability to quantify precisely the impact of these types of failures on the running
applications.
Observation 4. Network fault models are not mature enough to be used in fault-prediction
techniques. On the one hand, a deeper understanding and characterization of interconnect
failures is required. On the other hand, they need to be correlated with the application impact
to close the existing gap.
2.2 Predominant fault sources in HPC
For classification, we will distribute fault sources in two categories: internal and external faults.
Internal faults are caused within the system itself (and its components). External faults are caused
by the interaction of the system with the environment and/or surrounding systems.
Fault caused by external sources originate in: (1) noisy input signals (among those power is the
biggest concern) and external radiation; (2) operating ambient temperature (extreme temperature
operations in uncontrolled environments); and (3) particle strikes (alpha particles from package
decay, cosmic rays creating energetic neutrons and protons, and thermal neutrons). In an HPC
system, noisy input signals (1) and, specially, power noise can be managed by extra power regulators
on the board. On the other side, ambient temperature (2) is controlled in the long run. Yet, particular
and localized temperature fluctuations can induce faults. Finally, particle strikes are the main
external concern during operation. As pointed in section 1.1, fault rates caused by particle strikes
produce a significant reduction of uptime and MTTF.
Internal faults are caused by mismatches in the manufacturing process and/or the degradation
of the circuitry during its lifetime. Table 1 describes these sources of variability in the circuitry.
The sources are classified according to three criteria:
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Table 1. Internal sources of variability, leading to circuit degradation and/or faults
Proximity Spatial Temporal
Reversible Irreversible








Intra-Die Variation Pattern Density/Layout
induced







SOI (Silicon On Insula-
tor) Body History, Self-
Heating
BTI induced Vth shift,
Time-Dependant Dielec-
tric Breakdown (TDDB)
• Proximity: inter-die (between different dies), intra-die (within a given die), and device-to-
device (transistor to transistor).
• Spatial: affecting the dimensions or material density (time independent).
• Temporal: causing degradation when negative situations arise (time dependent)
Internal faults are present in the chips used in HPC systems. As most spatial internal sources
follow a statistical distribution, manufacturers select the less affected chips for their high-end
products. Such solutions are able to operate reliably at higher operating frequencies during the
binning process prior to sell them. Those components are, therefore, sold at higher prices. Most
HPC systems are built with these high-end products. While the effects of these sources of faults
may be lower than in ordinary chips, as technology scales, distributions widen, so all chips now
have extra features to ensure a functioning device (and a high yield), despite spatial internal sources
of faults.
Temporal sources involve certain operation conditions that favor the appearance of faults. In this
sense, (high) temperature as well as temperature transients trigger all temporal sources. Moreover,
parameter variations manifesting as faults may be exacerbated at high temperatures. Consequently,
it is of great interest to study these phenomena. Next, we describe more in detail the effect of the
temperature on the system reliability.
2.2.1 Thermal gradients and thermal cycling. Thermal stress is a rapid change (in time or space)
in temperature. Thermal stress degrades the MTTF of the system [112]. Reducing hot spots is
not enough to achieve an adequate thermal management of high-performance CPUs and increase
MTTF [98]. In the following paragraphs, we will briefly describe the thermal issues caused by
temporal or spatial gradients and thermal cycling.
Temporal Temperature Gradient (TTG) can be defined as the rate that temperature changes over
time. Given a point in time, the spatial temperature gradient (STG) is the temperature difference
between two points in the circuit. Both STG and TTG pose a critical impact on the system lifetime
reliability [38]. Yet, note that STG is mostly affected by power and thermal throttling applied at the
processor level, i.e. the allocation of work and specific setup of all cores in the system need to be
taken into consideration. In contrast, TTG is mostly dependent on the operating frequency and the
workload characteristics of each core.
Finally, Thermal Cycling (TC) is the phenomenon of regularly increasing and decreasing tempera-
ture. [180]. Thermal cycling can be measured through Downing’s rainflow-counting algorithms [64].
MTTF reduction due to thermal cycling occurs due to the mismatch on the expansion coefficient
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between the layers of the chip, which results in thermo-mechanical stresses. Thermal cycling
reduces the MTTF as the number of cycles or the amplitude of the cycles increase. Large amplitudes
are usually caused by the co-scheduling of very different thermal profile applications on a single
core. Power saving techniques as DVFS or turning on and off cores can increase the number of
thermal cycles [38].
Observation 5. The dynamic behavior of temperature in terms of temporal and spatial gradi-
ents, as well as thermal cycles, has a direct impact on the MTTF of HPC processors. Therefore,
processor configuration and utilization can no longer be unaware of those thermal concerns.
Suitable techniques must be devised to leverage such issues along with other concerns, namely,
performance, power, hot-spot management, and the like.
3 FAULT-PREDICTION TECHNIQUES FOR HPC
A number of fault prediction mechanisms and analytical methods for estimating application’s
robustness have been proposed in the literature. Predicting faults, rather than detecting them,
provides some additional time to react in order to recover from the fault (or even avoid it at
all). Estimating application’s robustness based on fault statistics and effective usage of resources
minimizes application crashes and helps determine optimal resource utilization. This information
can be exposed to the software orchestrator to drive efficiently the different recovery mechanisms
and the utilization of the system to maximize resource efficiency.
In our analysis, we follow the taxonomy introduced in [145], but we only keep those categories
that apply to the problem at hand. For the sake of completeness, apart from the very few works
targeting HPC systems, we include relevant works that could be applied to HPC systems.
3.1 Techniques based on failure tracking
These techniques build upon the idea that past failures can be used to predict future failures.
Therefore, one of the main limitations of this type of techniques is that failures must have occurred
in order to be able to predict future ones. Hence, while those techniques can be appropriate for
failures due to transient and intermittent faults, they lack the ability to prevent permanent faults.
In particular, the latter relates to the fact that, once a failure caused by a permanent fault has
manifested, any corrective action may help preventing further failures due to such fault, but cannot
do anything to mitigate the fault since it is already permanent.
Some works – not specific for HPC systems – have analyzed statistical relationships and proba-
bility distributions of the time-between-failures [137]. These techniques may also be used in the
context of HPC systems since their statistical nature makes them agnostic to the source of the
failure data. Such an approach is, indeed, investigated in [20], where failure prediction is performed
based on the probabilistic analysis of job failures in an HPC system.
Other works, instead of looking for probability distributions, build upon dependencies and
correlations to predict failures based on the occurrence of other failures [57, 58, 71, 116, 167]. In
particular, [167] notes that failures can occur either close in time or close in space. In general, close
in time failures may relate to a single fault (e.g. a permanent fault or uncorrected transient fault) that
leads to multiple failures, whereas close in space failures may relate to a broader set of conditions,
such as a single fault that manifests in several components using the faulty (shared) component,
or as multiple faults whose occurrence is not independent (e.g. due to high aging of an overused
set of resources). Such ideas have been used by [116] to predict failures of the IBM’s BlueGene/L
system. In particular, authors build upon event logs with reliability, availability and serviceability
(RAS) information to analyze whether some patterns exist in terms of time occurrence or space
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occurrence of failures. Then, upon the detection of a failure, if a positive space or time correlation
has been found for that fault, related faults are assumed to occur in the near future either in the
same component (time dependence) or in neighbor components (space dependence). This work
was extended for IBM’s BlueGene/Q system [57, 58] for fatal system events. These concepts have
also been applied to distributed systems, thus being of relevance for HPC systems [71].
Observation 6. Since fault rates are expected to increase in future HPC systems, there will
be more room to learn from already occurred faults, errors and failures. Indeed, rather than
building upon failures, appropriate fault and error monitoring may allow developing these
fault prediction techniques without requiring the occurrence of failures.
3.2 Techniques based on symptom monitoring
Symptom-based prediction builds upon system state information to predict whether a failure may
occur in the future. Unlike failure tracking techniques, those based on symptom monitoring do
not need any failure to occur in the system to predict the occurrence of future failures. Hence,
they do not suffer from the same limitation as other techniques where failures need to occur to
predict future failures, which plays against preventing permanent faults. Symptom monitoring
may allow predicting failures due to future permanent faults, thus taking corrective actions before
those faults actually occur, hence avoiding those faults. On the other hand, since correlation
between symptoms and future failures may be weaker than the correlation between multiple
failures, symptom monitoring techniques may have higher chances of raising false positives (i.e.
predicting a failure that would not occur) and false negatives (i.e. failing to predict a future failure).
Most techniques do not target failures due to (electronics-related) faults but, instead, software
concerns due to memory leaks, system performance degradation and resource utilization that
may lead to functional failures and decreased performance. For instance, function approximation
has been used to estimate when performance of some servers may degrade due to serving large
amounts of requests [8]. Machine learning has also been a popular approach for predicting failures
based on symptom monitoring. Machine learning was already used successfully to predict failures
of mechanical components in the early 90’s [170]. However, it has been used in a plethora of works
targeting server-type and telecommunications systems [71, 86, 145]. In this context, Hoffmann et
al. [87] showed that the selection of appropriate input variables for machine learning is the most
relevant concern to maximize the accuracy of the approach.
A different approach within symptom monitoring consists of training a classifier with data
related to systems prone to failure and systems that are not, using some variables of the system.
Then, during operation, those variables are monitored and assessed by the classifier algorithm
which, based on the current state of the system, decides whether it matches better a failure-prone or
a failure-free condition. This concept has been applied with discrete variables [81], with continuous
variables [126] and with support vector machines [72, 171] for disk and server failure prediction,
thus being of relevance for HPC systems. Such techniques are not restricted to specific components.
Moreover, it has been shown that, since some of these techniques do not provide binary answers
(failure vs non-failure), but continuous values, their outputs can be used to monitor slowly evolving
system states that get closer to failure [15]. Similar approaches have also been used for fault
classification across transient or permanent faults [138]. While this is not a failure prediction
scheme per se, fault classification can be used to feed failure prediction, since transient faults can
be eliminated, whereas permanent ones remain and may likely lead to failures in the future.
While symptom monitoring needs training data, other approaches build upon system models
determining the range of values expected for multiple variables during failure-free operation.
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Hence, no training phase is needed in general for these approaches. During operation, the set of
variables used for failure prediction are assessed against the system model to determine whether
values are within failure-free ranges. If this is not the case, a failure is predicted. This approach
has been applied to hard disk failure prediction [91, 126] using models that use data during failure-
free operation to predict failures. Similar implementations based on matrix representation of the
variables monitored and residual deviations with respect to failure-free behavior could also be used
for failure prediction in HPC systems [151]. Alternative models have been used either based on
statistical distributions of the variables assessed (e.g. mean and variance) to predict failures [177] or
defining grammars of failure-free sequences of values [33]. These models can be generally applied
to failure prediction in HPC systems by monitoring appropriate variables of the system. Some
other models build upon component utilization and interaction within a system to compare the
set of components used against the different sets used during failure-free operation [34, 103]. At
processor level, some authors show that specific variables (e.g. mispredicted branches, cache misses)
vary noticeably upon the occurrence of a fault, so they can be used to determine whether a fault
has occurred [128]. While authors do not use this technique for failure prediction, it could be used
together with other techniques that, for instance, relate error frequency with failure chances, as
discussed later. Those approaches, although not used explicitly for HPC systems, could be taken
into account.
A number of techniques for failure prediction, build upon past history of monitored variables
to predict their future values and, consequently, whether those values will fall into a range corre-
sponding to a failure. Such prediction can be performed with different means:
• Regression: a function is adjusted to the data and future values used for prediction.
• Residual computation: a residual value of the measurements is computed and used for
prediction.
• Time series prediction: both stationary and non-stationary time series are used to predict
future values.
• Signal processing techniques: noise is removed from measurements for a better prediction.
In general, these techniques have not been used for failure prediction due to (electronics) faults,
but their different incarnations can be applied to the problem at hand. For instance, regression-
based methods have been used to predict time-to-exhaustion of a given resource [75]. A similar
approach could be applied to failure prediction if appropriate variables to monitor are identified.
Residuals for fractality and time series of Hölder exponents have also been used to predict resource
exhaustion [148]. Time series have been used to predict whether values will violate a threshold [83].
Observation 7. While transient faults can be tolerated and, hence, fault prediction can build
on past transient faults to predict future ones, permanent faults cannot be removed. Hence,
symptom-based fault prediction is particularly useful to this aim. Since temperature is highly
related with aging and thus with permanent faults, there is a huge potential to adopt symptom-
based fault prediction techniques, already used in other domains, to predict permanent hard-
ware faults and prevent the occurrence of unrecoverable faults.
3.3 Techniques based on error reports
These techniques build upon error events (i.e. error logs) to predict future failures. Unlike previous
categories, these techniques neither need actual failures to have occurred, nor monitor specific
variables periodically. Instead, error reports are monitored and decisions taken on an event-related
basis.
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Some authors use genetic algorithms to identify the rules to predict failures based on error
reports [178], whereas others build upon identifying specific sequences of errors occurring before
failures to anticipate those failures [173]. Fault trees and Markov Bayesian Networks have also
been suggested as potential methods on which to build failure prediction solutions [145].
As for the case of occurred failures, some techniques aim at identifying dependencies and
correlations between errors, either in time or in space, to predict failures. In particular, an ob-
servation common across multiple works is that the number of errors per time unit increases
before a failure [114]. This observation has been corroborated in several works. For instance, in
the IBM BlueGene/L supercomputer, a job experiencing two non-fatal events has a higher chance
to experience a failure (above 5x) than if it only experiences one [116]. Increased error frequency
has been the basis for several failure prediction methods. Some authors rely on changes in the
distribution of error types to predict failures [150], whereas others study the error frequency and,
if such frequency increases, an imminent failure is predicted [107, 129]. Error frequency has also
been used, not only to predict failures, but to classify faults and failures as either transient or
permanent [1, 117].
Beyond error frequency, some works also consider whether some patterns exist in the sequence
of errors prior to a failure. In particular, error types and times are exploited for pattern identifica-
tion [117, 146, 172]. In the case of patterns, a specific technique has been applied to HPC systems,
building upon techniques from the signal processing domain [73]. Such technique is proven efficient
to schedule checkpoints in failure-prone locations and to migrate tasks away from those nodes.
In this context, some authors investigate how to monitor error logs in distributed HPC systems
and deliver information appropriately to software layers to build failure prediction mechanisms on
top [140].
Observation 8. While techniques based on error reports do not need those errors to become
failures to use them, faults need to occur in both cases. Hence, limitations related to the
occurrence of permanent faults are also a concern for this type of techniques. On the other
hand, however, expected increasing error rates enable the development of more accurate
fault-prediction mechanisms due to the increased amount of information in the error logs.
3.4 Timing analysis in HPC
Dealing with application timing constraints in the HPC scenario is extremely challenging, due to the
unpredictability of hardware and software layers, usually composed of Commercial-Off-The-Shelf
(COTS) components that make the tasks timing analysis hard or even impossible [45]. Timing
constraints are usually considered in the soft real-time sense in HPC. Several research works and
tools to deal with the resource management problem have been developed in the last years and they
are thoroughly reviewed in literature surveys [94, 152]. However, the number of works considering
strict timing constraints for HPC is far much lower. In fact, even if hard real-time has been widely
studied in the last decades for parallel architectures [51], the applicability of such techniques in
HPC environments is limited – if at all possible – due to the previously discussed unpredictability
challenges. Despite some recent works on HPC timing predictability exist [61, 135], this problem is
still open, and several challenges have to be tackled since existing solutions are not general enough
yet. In this context, probabilistic timing analysis that aims at reducing the amount of information
needed for the timing analysis and relieves end users from having to exercise too much control on
their system under analysis [27], offers an interesting venue to develop solutions for HPC systems.
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Observation 9. The emergence of HPC applications with strict real-time needs calls for the
development of suitable WCET estimation techniques to guarantee with sufficient confidence
that timing faults cannot occur. Building upon methods that allow modeling the system as
a black box (or as close as possible to a black box) is a promising path to follow due to the
portability and scalability of those approaches.
3.5 Summary
As shown, there is a plethora of techniques that can be used for fault, error and failure prediction.
Most of them have not been applied to the particular case of HPC systems or do not target
(electronics) fault-related failures. However, the number of possibilities to develop failure prediction
techniques for HPC systems is huge, but appropriate techniques need to be devised and proven
effective.
4 ERROR DETECTION AND RECOVERY IN HPC SYSTEMS
Literature on error detection and recovery is abundant, and many techniques are general enough
to be applied to both HPC and non-HPC systems. Next, we review the most relevant techniques for
the problem at hand, at hardware, application and system level.
4.1 Fundamental hardware monitoring
Reliability, availability and serviceability (RAS) is a term used in computer systems to includes the
design and implementation of appropriate means to ensure system reliability, high availability and
serviceability. While other related concepts have been often considered in computer systems, such
as security and maintainability, the term RAS is often used (and abused) to refer to the original
three concepts, as well as to some others.
The term RAS was originally coined by IBM to refer to the robustness of their mainframe
computers [88]. Nowadays, not only IBM provides support for RAS, but virtually all hardware
vendors in the HPC domain provide support for it, including Intel [96], AMD [124] and ARM [9].
RAS support includes a number of interdependent features. The most common ones are as follows:
• The initial Machine Check Architecture capabilities. Some tests are performed to validate
that hardware operates normally and without errors. For instance, in the case of memories,
usual March tests are passed to validate that no permanent fault is in place [21]. Those tests
consist of writing specific data patterns intended to trigger different fault types.
• Processor instruction error detection. E.g. residue codes for data operated, and valid opcode
checking are examples of error detection means in this category.
• Parity or ECC errors in caches, systemmemory, andmemory bus have been shown effective to
capture faults leading to bitflips, such as those caused by radiation, temperature disturbances,
aging and crosstalk.
• Input/Output: Checksums (like CRC) for data transmission and storage, with a nature similar
to that of parity and ECC.
• Storage: Checkpointing or journaling file systems for file repair after crashes.
• Background scrubbing. This solution is often employed to ensure that single-event upsets
(SEUs) are detected and corrected timely before multiple SEUs accumulate, thus becoming
unrecoverable.
• Power/cooling: violation of nominal operating frequency, voltage, temperature, power en-
velope. E.g. processors are usually halted on a temperature overrun to protect the physical
integrity of the chip.
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RAS support includes not only specific hardware support, but also Operating System (OS) support
to monitor errors (even if recovered by hardware means), and configure the system and trigger
recovery actions if needed. For instance, Linux-based machines include the mce-log daemon to
track RAS-related information by interacting periodically with the corresponding RAS hardware
support. Similarly, the Windows Hardware Error Architecture (WHEA) performs a similar work
for Windows machines. In both cases, the OS can trigger protective and/or remedial actions when
necessary based on the predictive failure analysis (PFA) performed.
Nowadays, computers have many RAS features that guarantee a sustained (high) availability of
the system. This relates to the fact that individual processors may be designed with a specific (very
low) Failure in Time (FIT) rate1. For instance, a processor may have 200 FIT, so that, on average,
a failure is expected every 5,000,000 hours (i.e. every 571 years). However, if we set up 100,000
such processors working cooperatively in a supercomputer or data center, then we can expect
a failure in any of the processors every 50 hours (i.e. every 2 days), which may be unacceptable
for applications lasting several days. Note that in those large systems, other components such as
interconnects, memories, etc. will also contribute to the overall FIT rate of the system.
Observation 10. While RAS support will still be needed in future HPC systems to cope with
most of the errors, the increased fault rates per processor together with potentially higher
processor counts per HPC system will lead to much higher error rates, thus exceeding the
capabilities of RAS support to keep the HPC system available. Hence, RAS support on its own
will not scale up to the challenge.
4.2 Application-level fault detection and recovery
4.2.1 Checkpoint/Restore. Checkpointing has been often used as ameans for efficient fault recovery.
A checkpoint consists of a snapshot of the execution at a certain point in time, which can be used
to resume the execution from that point without starting over. In general, a checkpoint must reflect
the architectural state of the application at a given instant, thus including its architectural registers
and memory state. Unfortunately, checkpoints introduce some non-negligible overheads in terms
of timing and storage, since saving the state requires freezing execution and storing potentially
large amounts of data, with crucial implications for exascale applications [47]. Because of the above
overheads, several solutions support incremental checkpointing (i.e. only new or modified data since
last checkpoint is stored [77]), or rely on a hierarchical and multi-level checkpoint organization for
improved scalability [48, 123]. Some solutions take an application-specific approach for optimizing
the checkpointing performance (e.g. family of solvers [36]) or at the library level [123, 158].
Due to the tradeoff between checkpointing frequency and fault rate, a number of works aim
at identifying optimal checkpoint intervals [19, 46, 48, 53, 55, 59]. Interestingly, checkpointing
operations may even have significant impacts on energy consumption, calling for specific optimiza-
tion techniques aimed at the combined optimization of checkpoint rate and performance/energy
efficiency, addressing both traditional checkpointing and multilevel solutions [46]. Recent con-
tributions suggest that resource management for exascale systems should expressly support the
selection of the optimal checkpointing strategy, depending on each application’s execution charac-
teristics, as well as scheduling decisions that are resilience-aware and make use of accurate time
predictions [49]. For example, the work in [48] addresses the relationship between system failure
rates, checkpoint/restart overheads, and checkpoint intervals and develops a prediction model
for finding the optimal time duration between successive checkpoints. Finally, checkpointing can
be performed hierarchicaly. In [53, 55], authors consider multi-level checkpointing as a baseline
1The FIT rate is defined as the number of failures expected per 109 hours of operation.
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and they provide insight on how to optimize the selection of checkpoint levels based on failure
distributions observed in a system, and how to compute the optimal checkpoint intervals for each
of the checkpointing levels. Later on, in [59], authors propose a family of hierarchical mechanisms
consisting of two checkpointing levels: level 1 deals with errors with low checkpoint/recovery
overheads such as transient memory errors, while checkpoint level 2 deals with hardware crashes
such as node failures.
The complications brought by checkpointing techniques are exacerbated by the massive adoption
of accelerators in HPC, particularly GPUs. In fact, as more and more HPC workloads rely on
accelerators, an increasingly large part of the application execution state reside outside the host
processor and memory. This offloading of computation poses new issues related to both the access
to the execution state and the particular reliability characteristics of acceleration devices. For
example, GPUs tend to have higher DUEs per GB than CPUs [74, 156, 169] and GPUs may come
with large memory ports (e.g. 128 bit for High-Bandwidth Memory 2 technologies) as well as
reduced correction capabilities [133]. As an example, the work in [60] shows that the DUE rate per
GB for GDDR5 memory in NVIDIA Kepler GPUs can be as high as five times the DUE rate of CPU
memory equipped with state-of-the-art error checking and correction support. The availability
of effective and scalable checkpointing techniques for accelerators is thus essential for emerging
exascale systems. Initial contributions [130, 149, 166] do not support features that are normally
available in recent devices, such as NVIDIA Unified Virtual Addressing (UVA), as pointed out in
[74]. The decoupled CPU - GPU architecture poses additional technical challenges for effective
application-wide checkpointing. Various works rely on a proxy-based architecture, including
CRCUDA [164] and CheCL [165], which targets the OpenCL nonproprietary programming model
[160]. OpenCL support is also featured by VOCL-FT [136], which provides efficient soft error
recovery capabilities while reducing data exchanges between the device and the host as well
as disk traffic. Other works, introduce some form of GPU checkpointing like HiAL-Ckpt [181],
HeteroCheckpoint [102], and cudaCR [139], taking an application-specific approach to provide GPU-
side checkpointing. Last, the CRUM framework presented in [74], which also relies on a proxy-based
approach along with new shadow page synchronization mechanisms, directly addresses the support
for CUDA’s unified virtual memory (UVM) available in the latest device generations, enabling
fast asynchronous checkpointing for large-memory CUDA UVM applications and significantly
reducing checkpointing overheads. While all the above contributions address GPU devices, FPGAs
have emerged during the last years as an alternative for dedicated acceleration matching a few
specific types of HPC workloads. For this type of accelerators, checkpointing is a nearly unexplored
area, outside embedded systems [147, 185].
Observation 11. Increasing error rates in future HPC systems will lead to increasing check-
point costs. Therefore, there is a need for effective fault prediction, also extended to het-
erogeneous accelerators, in order to prevent errors occurrence while containing the cost of
checkpointing. Further reducing the cost of checkpointing opportunistically will also allow
tolerating increasing error rates.
4.2.2 Algebraic- and data-based detection and recovery. On a different strand, some works build
upon the algebraic properties of the algorithms being executed to extend them for fault recovery.
In particular, solutions build upon mathematical relationships, adding software redundancy and/or
data interpolation to recover from faults without needing to store checkpoints and, instead, using
the data of fault-free threads to recover the data for the faulty one [3, 4, 35, 108]. Algebraic properties
have also been used for error detection for algorithms such as CG, Fourier transform, QR and LU
factorizations, and matrix multiplication among others [17, 36, 50, 85, 89, 115].
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Recently, other authors started exploring data-based approaches such as linear predictionmethods
or machine learning to detect SDCs [54, 56, 161, 162]. Eventually, the key component of any infering
mechanism is the feature extraction (or identifying what are the key parameters to monitor). In
[56], authors provide a detailed analysis on multiple available features. Several prediction methods
have been proposed: linear [54], or quadratic [56]. On the machine learning side, the proposal in
[161] -extended in [162]-, relies on the end user declaring some state variables for monitoring.
The fault detector is trained for the specific program and later, during operation, is able to detect
whether the values for those variables are abnormal and, hence, a SDC may have occurred.
Observation 12. This type of techniques needs to address three key challenges in future
HPC systems: (1) lack of generality, (2) increasing error rates, and (3) atomicity of some
computations on reconfigurable fabric or accelerators. In particular, the latter, apart from
being a challenge, also opens the opportunity to configure those fabrics so that they perform
computations and check for errors simultaneously with virtually negligible recovery costs.
4.2.3 n-Modular Redundancy. One of the most used techniques for error detection and recovery
consists of using n-modular redundancy, where n refers to the number of redundant copies of the
system executed [119]. This scheme is based on the redundant execution of the program and the
comparison of the outputs across the redundant instances to detect errors, based on the assumption
that a single fault will not lead to errors in multiple instances or, at least, if this was the case, the
error would be different in the faulty instances. This would guarantee error detection every time
outputs are compared. Correction, instead, may be built in different ways, among which we name
the following:
• Majority voting recovery. On an error, if n ≥ 3 and the error probability is low enough, it is
almost guaranteed that only up to 1 instance can be faulty. Hence, there will be a higher
number of (identical) correct outputs than the number of faulty outputs. By comparing
outputs and voting, the correct output can be determined. Then, the state of the faulty
instance can be replaced by the state of a fault-free one before resuming execution. However,
this solution is only valid as long as the number of fault-free outputs is strictly higher than
n/2. For instance, if n = 2 such a recovery mechanism is not possible.
• Checkpoint rollback. On an error detection, execution can be rolled back to the last fault-free
checkpoint for all instances, regardless of the value of n and the number of faulty instances.
• Restart. An even simpler mechanism to recover consists of simply restarting the faulty task.
This solution can be regarded as appropriate as long as tasks are short enough, so that their
re-execution does not involve too many redundant computations.
Usual implementations of n-modular redundancy, include Triple Modular Redundancy (TMR)
and Dual Modular Redundancy (DMR). For instance, the HP NonStop architecture [16] builds upon
fully redundant boards whose outputs are compared at the Sphere of Replication (SoR) of the full
board, thus detecting errors only when requests are sent out of the board. Other SoR schemes
exist comparing the outputs of redundant computations at pipeline stage level, which allows quick
detection and recovery by simply reexecuting not-yet committed faulty instructions [153].
An important consideration in n-modular redundant systems is the independence of redundant
instances so that a single fault does not lead multiple instances to the same erroneous output, since
this would defeat the purpose of redundancy. This concern has been considered in the safety-critical
domain (e.g. in the automotive domain [97]), and faults of interest include voltage drops, crosstalk,
etc. The usual solution consists of introducing some form of diversity across redundant instances,
which can be attained by different means:
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• Using independent devices, e.g. using independent boards with independent power supplies.
• Diverse hardware implementations, e.g. using two different processors, for instance an Intel
and an AMD processor.
• Diverse software implementations, e.g. different implementations of the algorithm or different
compilations of the same algorithm.
• Time diversity, e.g. executing redundantly identical binaries on identical hardware, but with
some time slack in between so that a fault does not affect the same instructions in redundant
instances.
The scheduling of redundant tasks in parallel systems has been an important concern [176]
as well as whether to enable only partial redundancy [18, 95], so that it is used only for those
nodes or computations more vulnerable to faults. Finally, n-modular redundancy has also been
implemented by software means by making programs perform all computations redundantly. Such
concept is known as n-version programming [10]. Particular redundant MPI implementations have
been evaluated with success [68].
Observation 13. n-Modular redundancy looses effectiveness as error rates increase, which is
the case of future HPC systems. Therefore, these solutions are expected to remain effective as
long as fault-prediction techniques can keep error rates low enough.
4.2.4 Data representation. Error detection mechanisms, such as n-modular redundancy among
others, rely on the comparison of results against those of redundant computations, or against
some form of reference value or data check. In theory, these techniques are effective. However,
their practical implementation on actual computers with limited data representation may pose
some issues. In particular, processors implement finite-precision numbers (e.g. 32-bit or 64-bit) that
naturally fail to cover the spectrum of any number field, such as Integer or Real numbers. Normally,
this is not a big concern for integer numbers since all numbers in a range (e.g. [−263, 263 − 1])
can be represented and hence, as long as the program does not need numbers beyond this range,
the actual implementation is accurate with respect to the abstract algorithm. However, in the
case of real numbers, limited representation leads to limited precision, which imposes some form
of rounding for computations. Hence, rounding can easily bring deviations with respect to the
expected (theoretical) result and discrepancies across redundant computations if operations can
occur in different order. In particular, the latter concern relates to the fact that the Associative
Property does not hold for real numbers with limited precision. In other words, if limited precision
is used for real numbers, in general we have that:
(A + B) +C , A + (B +C)
Therefore, either it is guaranteed that the same computations are performed strictly in the same
order across redundant executions (or in an appropriate order for comparison against a golden
reference), or some degree of tolerance is allowed in the comparison so that small discrepancies
potentially caused by rounding effects do not alter the result of the comparison. Note that the
latter may allow some error tolerance if errors do not cause deviations larger than those already
introduced by rounding effects.
Observation 14. The increasing use of reconfigurable fabrics and accelerators in future HPC
systems must also be aware of data representation problems, since different implementations
can help mitigate this problem or exacerbate it.
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4.2.5 Non-determinism. At a different abstraction level, we find that some algorithms may be
intrinsically non-deterministic, thus challenging error detection since a single correct result may
not exist. For instance, algorithms based on pseudo-random search and/or optimization, such as
those based on genetic algorithms or simulated annealing, may take different choices based on
both different (random) initial values and different (random) choices during algorithm execution.
For instance, a genetic algorithm may pair individuals randomly, choose points for crossover of
individuals randomly and apply mutation of some genes randomly. Simply modifying the random
seed of the pseudo-random number generator (PRNG) or performing different actions calling
the PRNG in a different order, may lead to different random choices and, thus, different results.
Hence, determining whether a partial or final result is fault-free is particularly challenging for
non-deterministic algorithms regardless of whether n-modular redundancy is used or not.
Observation 15. Semantic error checks based on assessing whether specific properties hold
for partial results may open the door to tolerate not only non-determinism, but also data
representation variations, and even tolerate some errors. Many algorithms whose output
quality does not depend on specific values but, globally, on all data, may greatly benefit from
this type of approaches in future HPC systems with increased error rates. Thus, research on
this topic becomes highly relevant.
4.3 System-level solutions
4.3.1 Task migration. Task migration is a recovery action that can be used as an alternative or
as a support to Checkpoint/Restore (C/R). It consists of moving the code of a running task among
processing resources, as well as moving the allocated memory pages among different memory
nodes.
The operating system or the resource managers can operate both in reactive and proactive mode.
In the former case, the task migration would consist of changing the set of resources allocated to the
given task, before relaunching it or performing a rollback. In the latter instead, the task migration
would be performed whenever a prediction of fault has been provided. In such a case, the OS or the
resource manager would check if the affected hardware is currently used to run some tasks, and if
so, change the resource allocation preventing such tasks from experiencing the expected faults.
Task migration can be exploited in the Restore phase of a C/R protocol, thus resuming the
execution of the target application or tasks on a different set of computational resources. Depending
on the scope under which task migration is performed, in HPC we can distinguish among:
• Inter-node task migration
• Intra-node task migration
The Inter-node migration consists of moving the tasks (or the entire application) from one
computational node to another. If the application has been implemented by using the Message
Passing Interface (MPI) programming model, this may typically require the movement of MPI
processes (Process migration) among nodes. Some authors proposed an extension of the OpenMPI
runtime to perform this in a transparent manner [144].
In large clusters, process migration is therefore useful to add reliability and to balance the
resource allocation across the cluster [94]. The migration request can be managed by a centralized
entity (e.g. by a global resource manager) or by the single node (a local resource manager), that
for instance may require processes to migrate in case of overload or a predicted fault. In this
regard, whatever the entity in charge of triggering the migration, we must take into account the
considerable cost due to the interruption, the migration of code and data to another node and the
restore procedure.
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In 1996, the Cocheck environment was proposed, being the first migration mechanism imple-
mented in MPI [159]. This environment was built on top of the MPI framework and not inside
(actually small modifications toMPI frameworkwere applied). The global consistent state is achieved
by imposing no message in-flight over the network. Then, checkpoint or a migration of a subset of
processes is performed according to what is required.
Process migration can also be used to support classical C/R approaches, as presented in [175].
The technique minimizes the number of checkpoints. To do so, the system is extended with a health
monitor for each computing node. In case of imminent fault prediction, all running processes are
migrated to another node.
For Intra-node migration, things are much simpler since the resources are typically under the
control of a single instance of the OS. Moreover, the overheads are much lower with respect to the
inter-node case. In the scope of the single node case, a reliability-oriented resource management
policy can exploit the isolation mechanisms provided by the OS (e.g., Linux control groups or
containers) to implement this recovery action.
Observation 16. Increasing fault rates in future HPC, as well as thermal considerations –
which ultimately impact also fault rates – pose additional requirements and constraints on
task migration for future HPC systems.
4.3.2 Heterogeneous task migration. Task migration, in the context of heterogeneous hardware,
poses additional challenges that do not exist when operating on homogeneous resources, where
any task can be potentially migrated to any hardware context. Instead, migration on heterogeneous
platforms is much more complex if it needs to occur across heterogeneous computing resources
[94].
In 1998, the Tui System [154], an experimental framework to perform process migration between
heterogeneous machines, was introduced. The article was well received by the scientific community
as it shows several issues affecting heterogeneous migration. The main problem in fact is given by
the conversion between different ISAs, that may require different instructions, register numbers,
register size, etc. For this reason, the compiler is necessarily involved, because it must produce
a code that matches one-to-one between different architectures. As a consequence, in order to
simplify the problem, the Tui System introduced strong constraints regarding the two architectures
involved, which leads to a migration looking like quasi-homogeneous rather than heterogeneous.
Other solutions proposed an Open MPI middleware to provide migration mechanisms in hetero-
geneous systems [24]. In this case, the process is not directly migrated but a new process is started
in the destination machine. Unfortunately, this middleware provides dedicated MPI calls, violating
the standard and requiring substantial rewriting of all MPI applications.
Observation 17. Heterogeneity expected in future HPC systems, with reconfigurable fabrics
and other accelerators (e.g. GPUs), challenges existing task migration solutions for these
environments. Thus, transparent and efficient task migration solutions are needed, to react
timely if faults are predicted to occur soon. This must be achieved while preserving application
timing constraints as much as possible.
4.3.3 Power and thermal aware resource management. Peak temperature control through power
management [141] was one of the first attempts to enable temperature control in a system through
available tools. However, even if power management techniques can have an influence on the
thermal hot spots across the chip, these techniques are nowadays insufficient to deal with hot
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spots. Novel policies centered on thermal behavior have appeared for both design-time [31] and
run-time [125].
Thermal management strategies may exhibit conflicting goals between peak temperature reduc-
tion and thermal stress reduction [37]. Yet, they do not consider power management or thermal
cycling. In addition, [182] proposes task scheduling methods for reducing temporal temperature
gradients but disregards thermal cycling and spatial gradient.
Holistic policies, such as [98], are able to manage efficiently all thermal reliability aspects and pave
the way to collaborative hardware (e.g. DVFS) software (e.g. workload allocation and application
configuration) techniques to enhance the reliability of the system while providing the adequate
power/performance/QoS. However, there is still a lack of research works that tackle efficient thermal
management not only with the goal of controlling current thermal emergencies, but also preventing
the consequences of thermal stress, thereby focusing on long-term reliability both at the CPU and
the overall server level.
Observation 18. The increasing importance of thermal concerns, which impact reliability, in
future HPC systems, call for appropriate task scheduling methods that consider all concerns
holistically. Those approaches that mitigate aging rather than simply predicting an imminent
fault are of particular interest to minimize already high fault rates expected.
4.4 Network-level solutions
Redundancy is the main characteristic provided by any reliable network that has been shown
absolutely useful to recover from transient and permanent failures [7, 62]. In this context different
spatial and temporal redundancy techniques have been applied [121]. On the one hand, spatial
redundancy techniques replicate components or data in the system, e.g, error-correction codes and
transmission over multiple paths through the network, adopting in some cases 1:1 redundancy
schemes [7]. On the other hand, temporal redundancy techniques consist of implementing sliding
window protocols, as Transmission Control Protocol (TCP). Link Control Blocks (LCBs) is another
example of implementing sliding window protocols to provide reliable delivery of network traffic
at hardware level, used in Gemini Interconnect [7], among others.
Observation 19. As future HPC systems grow in size, mechanisms that dynamically re-route
packets when a device or link is unreliable are very expensive, hard to design/verify, and hard
to manage. Therefore, models for analyzing the impact of redundancy schemes on overall
system performance must be revised taking into account not only performance, but also cost.
4.5 Programming Models and Runtime Managers
Several programming models include now resilience support. In [82], authors provide a detailed
analysis of the resilience features of the different programing languages, grouped by paradigm:
message passing (e.g MPI-ULFM [118]), partitioned global address space (e.g. UPC++ [12]), asyn-
chronous partitioned global address space (e.g. X10 [32]), actor (e.g. Erlang [174]), dataflow (e.g
Legion [13]). Table 2 summarizes the comparison developed in [82]. The insertion of resilience
(fault tolerance) features is clearly visible. Beyond its original performance oriented purpose, at
this moment, the programming models and the respective runtime managers include some of
the features listed in the previous sections (i.e. task migration, energy/power/thermal resource
management, checkpoint/recovery, reliability monitoring). Similarly, standalone resource managers
such as SLURM [184], PBS [84], or Cobalt [52] (the three cover -at this moment- the top five HPC
systems) are also progressing in this direction.
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Table 2. Programming model fault tolerance features [82]
Distributed 
System 














































glb= global load-balancing 
spec=speculative exec. 
MPI 
MPl-1 f e - - - - - - 
MPl-2/3 d e - - - - - - 
MPICH-V d e h p s hb c/r - 
FMI f* e h p s ce c/r nsh 
rMPI f e h p s ex rep nsh 
RedMPI f e s p s di rep - 
AMPI f e h p s ce, p c/r, mig glb 
FT-MPI d e h p u ce ab sh/nsh 
MPI-ULFM d e h p u hb/ ce ab sh/ nsh 
FA-MPI d e h/ s t/p u ex tx sh/nsh 
PGAS 
UPC f e - - - - - - 
F2008 Coarrays f e - - - - - - 
F201 8 Coarrays f e h p u ce ab - 
GASPI d e h p u ce ab sh/nsh 
GASPI (C/R) f * e h p s ce c/r nsh 
OpenSHMEM d e h p u/s ce ab, c/r sh/nsh 
APGAS 
Chapel f e - - - - - - 
Chapel (prototype) f e h* p s ce/ex rep - 
X10 f e h p u ce ab - 
X10-FT d e h* p s hb c/r nsh 
Actor 
Charm++ f h p s ce c/r glb 
Charm++ ACR f * h/ s p s ce & di c/r & rep glb/nsh 
Erlang d e h p u ex ab sh/nsh 
Akka d h p u hb ab, c/r glb 
Orleans d h p s hb c/ r, tx, rep glb 
Dataflow Systems 
OCR f i/e - - - - - - 
Legion f i/e h* t / p s ex tr glb, spec 
PaRSEC f i/e s t u/s di ab, c/ r, tr - 
NabBIT f s t s di tr glb 
Spark d h p s hb c/ r, tr spec 
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Observation 20. As future HPC systems grow in size, runtime managers -specially- and
programming models -in cooperation- need to be an active part of the resilience stack and
contribute towards reliability prediction, error detection and recovery.
5 CONCLUSIONS
Exascale systems will suffer from high fault-rates. This projection, coupled with the fact that it is
not possible to recover from all faults - once they happen - asks for effective ways of maximizing
applications survivability and, consequently, making the system more efficient and predictable.
Given the reliability needs shown in section 1.2 and the current state of the art, we need to
explore fault prediction mechanisms and analytical methods for estimating application’s robustness.
Predicting faults will provide the time to react in order to recover from the fault and will allow
error detection and correction mechanisms to scale properly. Statistical and machine learning
techniques will likely have prominent importance to predict faults and leverage application and
run-time layers. Estimating application’s robustness based on fault statistics and effective usage of
resources will minimize application crashes and help determining optimal resource utilization. This
information can be exposed to both the local and the global resource managers to drive efficiently
the different recovery mechanisms (including checkpointing), the proactive reliability policies, and
the utilization of the system to maximize resources efficiency.
The co-running applications have a significant impact on the reliability and efficiency of the
system. Since they are executed at the same time, they compete for the shared resources. Under-
standing how the applications affect each other might help to schedule them more efficiently,
especially when timing requirements must be considered.
To achieve these goals, there is a need for combining expertise on thermal and reliability modeling,
as well as on reliability-aware workload management techniques.
In this paper, we reviewed the main reliability concerns for future HPC systems, and the state-of-
the-art predictive solutions for fault mitigation, as well as error detection and correction techniques
for HPC systems. As presented, some valuable solutions exist mainly for error detection and cor-
rection, whereas predictive reliability and QoS is a less mature area requiring further investigation
and elaboration of practical solutions.
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